

09/759,715

15,31/5631



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
VERIFICATION OF TRANSLATION

Honorable Commissioner of Patents and Trademarks
Washington, D.C. 20231

Sir:

NOBUHIKO MATSUMOTO residing at 725 Espellete Place, Montebello,
CALIFORNIA 90640, U.S.A., declares:

- (1) that he knows well both the Japanese and English languages;
- (2) that he translated the Japanese patent application No. 2000-005336 entitled "Semiconductor Device And Method For Manufacturing The Same" from Japanese to English;
- (3) that the attached English translation is a true and correct translation of the above-identified Japanese document to the best of his knowledge and belief; and
- (4) that all statements made of his own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements are made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 USC 1001, and that such false statements may jeopardize the validity of the application or any patent issuing thereon.

Dated: January 7, 2004

Nobuhiko Matsumoto